[1825 days] ASIC and FPGA Verification: A Guide to Component Modeling

Mã sản phẩm:

9780125105811

Nhà xuất bản:

Elsevier S & T

Trạng thái:

Có hàng

Loại bìa:

Page Fidelity

Ngôn ngữ:

English

Tác giả:

Munden, Richard

Thuê hoặc mua eTextbook

1825 ngày

1.802.500 VND

Hết hạn vào: 2030-12-22

1.802.500 VND

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today’s digital designs.

ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.

*Provides numerous models and a clearly defined methodology for performing board-level simulation.
*Covers the details of modeling for verification of both logic and timing.
*First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification.

Đang cập nhật

Liên kết:

Elsevier S & T

Sản phẩm cùng chủ đề

New